Notes on ADC Setup

As can be seen in figure 28-1 below the ADC subsystem is somewhat complex. However, not all of its capabilities are needed for any particular project. This document summarizes configuration steps needed to start conversions from a hardware timer signal, sample one channel, possibly sample that one channel multiple times to find an average, and then generate an interrupt signaling that conversion is complete and new data is ready to be read from the ADC.

For reference, a block diagram of the ADC from page 459




Figure 28-1. ADC block diagram

Note: the clock to the ADC subsystem must be turned on before attempting to write to the various registers to configure the ADC.

Selecting ADC input channels.

There is one A/D converter with an analog switch ahead of it that allows selecting the analog source to be used by the converter. There are differential and a single-ended input modes. A differential mode requires two pins on the MCU, one to supply the positive and the other the negative input with the converter measuring the difference voltage between them. There are four possible pairs of differential input pins to select from (not all may be available on a particular version of the MCU chip). Single ended inputs require a single pin on the MCU and the measurement is referenced to Vssa, i.e. the analog ground pin. There are up to 15 pins from which to select the single ended analog signal plus several internal voltages.

Highlighted with red arrows or circles are parameters that should work for the class project.

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
00000	DAD0	ADC0_DP0 and ADC0_DM0	ADC0_DP0/ADC0_SE0
00001	DAD1	ADC0_DP1 and ADC0_DM1	ADC0_DP1/ADC0_SE1
00010	DAD2	ADC0_DP2 and ADC0_DM2	ADC0_DP2/ADC0_SE2
00011	DAD3	ADC0_DP3 and ADC0_DM3	ADC0_DP3/ADC0_SE3
00100 ¹	AD4a	Reserved	ADC0_DM0/ADC0_SE4a
00101 ¹	AD5a	Reserved	ADC0_DM1/ADC0_SE5a
00110 ¹	AD6a	Reserved	ADC0_DM2/ADC0_SE6a
00111 ¹	AD7a	Reserved	ADC0_DM3/ADC0_SE7a
00100 ¹	AD4b	Reserved	ADC0_SE4b
00101 ¹	AD5b	Reserved	ADC0_SE5b
00110 ¹	AD6b	Reserved	ADC0_SE6b
00111 ¹	AD7b	Reserved	ADC0_SE7b
01000	AD8	Reserved	ADC0_SE8
01001	AD9	Reserved	ADC0_SE9
01010	AD10	Reserved	Reserved

3.7.1.3.1 ADC0 Channel Assignment

Table continues on the next page...

From pages 79 - 80

(continue next page)

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
01011	AD11	Reserved	ADC0_SE11
01100	AD12	Reserved	ADC0_SE12
01101	AD13	Reserved	ADC0_SE13
01110	AD14	Reserved	ADC0_SE14
01111	AD15	Reserved	ADC0_SE15
10000	AD16	Reserved	Reserved
10001	AD17	Reserved	Reserved
10010	AD18	Reserved	Reserved
10011	AD19	Reserved	Reserved
10100	AD20	Reserved	Reserved
10101	AD21	Reserved	Reserved
10110	AD22	Reserved	Reserved
10111	AD23	Reserved	12-bit DAC0 Output/ ADC0_SE23
11000	AD24	Reserved	Reserved
11001	AD25	Reserved	Reserved
11010	AD26	Temperature Sensor (Diff)	Temperature Sensor (S.E)
11011	AD27	Bandgap (Diff) ²	Bandgap (S.E) ²
11100	AD28	Reserved	Reserved
11101	AD29	-VREFH (Diff)	VREFH (S.E)
11110	AD30	Reserved	VREFL
11111	AD31	Module Disabled	Module Disabled

1. ADCx_CFG2[MUXSEL] bit selects between ADCx_SEn channels a and b. Refer to MUXSEL description in ADC chapter for details.

 This is the PMC bandgap 1V reference voltage. Prior to reading from this ADC channel, ensure that you enable the bandgap buffer by setting the PMC_REGSC[BGBE] bit. Refer to the device data sheet for the bandgap voltage (V_{BG}) specification.

ADC trigger sources

An A/D conversion can be initiated in several ways (pg 201).

SIM_SOPT7 field descriptions


Field	Description
31–8	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
7	ADC0 alternate trigger enable
ADC0ALT1RGEN	
	Enable alternative conversion triggers for ADC0.
	0 TPM1 channel 0 (A) and channel 1 (B) triggers selected for ADC0.
$ \longrightarrow $	1 Alternate trigger selected for ADC0.
6–5	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
4	ADC0 pretrigger select
ADC0PRETRGSEL	
	Selects the ADC0 pre-trigger source when alternative triggers are enabled through ADC0ALTTRGEN.
\rightarrow	0 Pre-trigger A
	1 Pre-trigger B
3-0	ADC0 trigger select
ADC01RGSEL	
	Selects the ADC0 trigger source when alternative triggers are functional in stop and VLPS modes
	0000 External trigger pin input (EXTRG_IN)
	0001 CMP0 output
	0010 Reserved
	0011 Reserved
\rightarrow	0100 PIT trigger 0
	0101 PIT trigger 1
	0110 Reserved
	0111 Reserved
	1000 TPM0 overflow
	1001 TPM1 overflow
	1010 TPM2 overflow
	1011 Reserved
	1100 RTC alarm
	1101 RTC seconds
	1110 LPTMR0 trigger
	1111 Reserved

Example statements to configure the SIM SOPT7 register

SIM->SOPT7 |= SIM_SOPT7_ADC0ALTTRGEN(1); SIM->SOPT7 |= SIM_SOPT7_ADC0PRETRGSEL(0); SIM->SOPT7 |= SIM_SOPT7_ADC0TRGSEL(9);

// selects TPM1 overflow
// PIT trigger 0 could be used

Address: 4003_B000h base + 0h offset + (4d × i), where i=0d to 1d



ADCx_SC1n field descriptions

Field	Description
31–8 Reserved	This field is reserved.
	This read-only field is reserved and always has the value 0.
7 COCO	Conversion Complete Flag
	This is a read-only field that is set each time a conversion is completed when the compare function is disabled, or SC2[ACFE]=0 and the hardware average function is disabled, or SC3[AVGE]=0. When the compare function is enabled, or SC2[ACFE]=1, COCO is set upon completion of a conversion only if the compare result is true. When the hardware average function is enabled, or SC3[AVGE]=1, COCO is set upon completion of the selected number of conversions (determined by AVGS). COCO in SC1A is also set at the completion of a calibration sequence. COCO is cleared when the respective SC1n register is written or when the respective Rn register is read.
	0 Conversion is not completed.
	1 Conversion is completed.
6 AIEN	Interrupt Enable Enables conversion complete interrupts. When COCO becomes set while the respective AIEN is high, an
	interrupt is asserted.
	0 Conversion complete interrupt is disabled.
\rightarrow	1 Conversion complete interrupt is enabled.
5 DIFF	Differential Mode Enable
	Configures the ADC to operate in differential mode. When enabled, this mode automatically selects from the differential channels, and changes the conversion algorithm and the number of cycles to complete a conversion.
\rightarrow	0 Single-ended conversions and input channels are selected.
	1 Differential conversions and input channels are selected.

4–0	Input channel select
ADCH	Selects one of the input channels. The input channel decode depends on the value of DIFF. DAD0-DA
	are associated with the input pin pairs DADPx and DADMx.
	NOTE: Some of the input channel options in the bitfield-setting descriptions might not be available for your device. For the actual ADC channel assignments for your device, see the Chip Configura details.
	The successive approximation converter subsystem is turned off when the channel select bits are all set that is, ADCH = 11111. This feature allows explicit disabling of the ADC and isolation of the input channel from all sources. Terminating continuous conversions this way prevents an additional single conversion from being performed. It is not necessary to set ADCH to all 1s to place the ADC in a low-power state when continuous conversions are not enabled because the module automatically enters a low-power state when a conversion completes.
	00000 When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input.
-	00001 When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input.
	00010 When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input.
	00011 When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input.
	00100 When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved.
	00101 When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved.
	00110 When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved.
	00111 When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved.
	01000 When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved.
	01001 When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved.
	01010 When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved.
	01011 When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved.
Field	Description
	01100 When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved.
	01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved.
	 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved.
	 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10110 Reserved.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 11000 Reserved. 11001 Reserved. 11001 When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 11000 Reserved. 11001 Reserved. 11010 When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input. 11011 When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential)
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 11000 Reserved. 11001 Reserved. 11001 Reserved. 11010 When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input. 11011 When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input.
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input. 11011 When DIFF=0,Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential is selected as input. 11100 Reserved. 11101 Reserved. 11101 When DIFF=0,V_{REFSH} is selected as input; when DIFF=1, -V_{REFSH} (differential) is selected as
	 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input. 11011 When DIFF=0,Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differentiating is selected as input. 11100 Reserved. 11100 Reserved.

ADC Status and Control Register-1 configuration CMSIS names

The prior two pages list the options controlled by register ADCx_SC1A. The CMSIS name definitions for the various bit fields follow:

ADC_SC1_AIEN(x)	interrupt enable $x = 0$ means no interrupt, $x =$ interrupt enabled
$ADC_SC1_DIFF(x)$	single ended input with $x = 0$, differential input with $x = 1$
ADC_SC1_ADCH(x)	input channel select with $x = 0$ to 31. See table
	Note that the default value for ADCH is 11111 binary or 31 dec.

Example syntax for setting bits in the SC1A register using interrupt enable ADC0_SC1A |= ADC_SC1_AIEN(1); // ADC interrupt enable

To set ADCH to zero complement its mask and AND with the current value thereby setting the low 5 bits to zero (the MASK is 0x1F): ADC0_SC1A &= ~ADC_SC1_ADCH_MASK;

Field Description 31-8 This field is reserved. Reserved This read-only field is reserved and always has the value 0. 7 Low-Power Configuration ADLPC Controls the power configuration of the successive approximation converter. This optimizes power consumption when higher sample rates are not required. 0 Normal power configuration. 1 Low-power configuration. The power is reduced at the expense of maximum clock speed. Clock Divide Select 6-5 ADIV ADIV selects the divide ratio used by the ADC to generate the internal clock ADCK. The divide ratio is 1 and the clock rate is input clock. 00 01 The divide ratio is 2 and the clock rate is (input clock)/2. 10 The divide ratio is 4 and the clock rate is (input clock)/4. 11 The divide ratio is 8 and the clock rate is (input clock)/8. Sample time configuration 4 ADLSMP ADLSMP selects between different sample times based on the conversion mode selected. This bit adjusts the sample period to allow higher impedance inputs to be accurately sampled or to maximize conversion speed for lower impedance inputs. Longer sample times can also be used to lower overall power consumption if continuous conversions are enabled and high conversion rates are not required. When ADLSMP=1, the long sample time select bits, (ADLSTS[1:0]), can select the extent of the long sample time. Short sample time. 0 1 Long sample time. 3-2 Conversion mode selection MODE Selects the ADC resolution mode. 00 When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output. 01 When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output. 10 When DIFF=0:It is single-ended 10-bit conversion ; when DIFF=1, it is differential 11-bit conversion with 2's complement output. When DIFF=0:It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion 11 with 2's complement output. 1-0 Input Clock Select ADICLK Selects the input clock source to generate the internal clock, ADCK. Note that when the ADACK clock source is selected, it is not required to be active prior to conversion start. When it is selected and it is not active prior to a conversion start, when CFG2[ADACKEN]=0, the asynchronous clock is activated at the start of a conversion and deactivated when conversions are terminated. In this case, there is an associated clock startup delay each time the clock source is re-activated. 00 Bus clock 01 (Bus clock)/2 10 Alternate clock (ALTCLK) 11 Asynchronous clock (ADACK)

ADCx_CFG1 field descriptions

ADC configuration register 1 CMSIS names

The prior page lists the meaning of bits in the register. Here are the CMSIS names for assigning a value to fields in this register.

ADC_CFG1_ADLPC(x)	low-power configuration where $x = 0$ means normal mode and $x = 1$ means low power configuration
ADC_CFG1_ADIV(x)	clock rate divide; x is a two bit value. see table above
ADC_CFG1_ADLSMP(x)	sample time select; $x = 0$ is short sample time, $x = 1$ is long
ADC_CFG1_MODE(x)	selects ADC resolution mode; $x = 0x01$ means 12-bit
ADC_CFG1_ADICLK(x)	input clock select; $x = 0x01$ means Bus clock divided by 2

Example syntax:

ADC0_CFG1 |= ADC_CFG1_ADLPC(0);

ADC configuration register 2 CMSIS names

For ADC0 configuration register 2, ADC0_CFG2, default values can be used.

ConversionTime = SFCAdder + AverageNum × (BCT + LSTAdder + HSCAdder) Figure 28-62. Conversion time equation

CFG1[AD LSMP]	CFG2[AD ACKEN]	CFG1[ADICLK]	Single or first continuous time adder (SFCAdder)
1	x	0x, 10	3 ADCK cycles + 5 bus clock cycles
1	1	11	3 ADCK cycles + 5 bus clock cycles ¹
1	0	11	5 µs + 3 ADCK cycles + 5 bus clock cycles
0	x	0x, 10	5 ADCK cycles + 5 bus clock cycles
0	1	11	5 ADCK cycles + 5 bus clock cycles ¹
0	0	11	5 µs + 5 ADCK cycles + 5 bus clock cycles

Table 28-70. Single or first continuous time adder (SFCAdder)

1. To achieve this time, CFG2[ADACKEN] must be 1 for at least 5 µs prior to the conversion is initiated.

Table 28-71. Average number factor (AverageNum)

SC3[AVGE]	SC3[AVGS]	Average number factor (AverageNum)
0	xx	1
→ 1	00	4
1	01	8
1	10	16
1	11	32

Table 28-72.	Base	conversion	time	(BCT)	
--------------	------	------------	------	-------	--

Mode	Base conversion time (BCT)	
8b single-ended	17 ADCK cycles	
9b differential	27 ADCK cycles	
10b single-ended	20 ADCK cycles	
11b differential	30 ADCK cycles	
> 12b single-ended	20 ADCK cycles	
13b differential	30 ADCK cycles	
16b single-ended	25 ADCK cycles	
16b differential	34 ADCK cycles	

ADCx_SC2 field descriptions

Field	Description
31-8	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
7 ADACT	Conversion Active
ABAO I	Indicates that a conversion or hardware averaging is in progress. ADACT is set when a conversion is initiated and cleared when a conversion is completed or aborted.
	0 Conversion not in progress.
	1 Conversion in progress.
6	Conversion Trigger Select
ADTRG	 Selects the type of trigger used for initiating a conversion. Two types of trigger are selectable: Software trigger: When software trigger is selected, a conversion is initiated following a write to SC1A. Hardware trigger: When hardware trigger is selected, a conversion is initiated following the assertion of the ADHWT input after a pulse of the ADHWTSn input.
	0 Software trigger selected.
\rightarrow	1 Hardware trigger selected.
5	Compare Function Enable
ACFE	Enables the compare function.
\rightarrow	0 Compare function disabled.
	1 Compare function enabled.
4 ACFGT	Compare Function Greater Than Enable
90 - 90	Configures the compare function to check the conversion result relative to the CV1 and CV2 based upon the value of ACREN. ACFE must be set for ACFGT to have any effect.
	0 Configures less than threshold, outside range not inclusive and inside range not inclusive; functionali based on the values placed in CV1 and CV2.
	1 Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality base on the values placed in CV1 and CV2.
3	Compare Function Range Enable
ACREN	Configures the compare function to check if the conversion result of the input being monitored is either between or outside the range formed by CV1 and CV2 determined by the value of ACFGT. ACFE must be set for ACFGT to have any effect.
	0 Range function disabled. Only CV1 is compared.
	1 Range function enabled. Both CV1 and CV2 are compared.
2	DMA Enable
DMAEN	
	0 DMA is disabled.
	1 DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted.
1-0	Voltage Reference Selection
REFSEL	Selects the voltage reference source used for conversions.
\rightarrow	00 Default voltage reference pin pair, that is, external pins V _{REFH} and V _{REFL}
	Table continues on the next page

ADCx_SC2 field descriptions (continued)

Field	Description		
	01 Alternate reference pair, that is, V _{ALTH} and V _{ALTL} . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information f details specific to this MCU		
	10 Reserved		
	11 Reserved		

ADC status & control register 2 CMSIS names

ADC_SC2_ADTRG(x)	conversion trigger select, $0 = $ software, $1 = $ hardware
	(Use hardware trigger)
$ADC_SC2_ACFE(x)$	compare function enable, $0 =$ not enabled, $1 =$ enabled
	(Use x=0)
ADC SC2 DMAEN(x)	dma enable, $0 = dma$ disabled, $1 = dma$ enabled
	(Use x = 0)
ADC SC2 REFSEL(x)	voltage reference select, $0 = VrefH \& VrefL$
	$(\text{Use } \mathbf{x} = 0)$

Example syntax

 $ADC0_SC2 \models ADC_SC2_ADTRG(1);$

// select hardware trigger

Field	Description			
7 CAL	Calibration Begins the calibration sequence when set. This field stays set while the calibration is in progress and is cleared when the calibration sequence is completed. CALF must be checked to determine the result of the calibration sequence. Once started, the calibration routine cannot be interrupted by writes to the ADC registers or the results will be invalid and CALF will set. Setting CAL will abort any current conversion.			
6 CALF	Calibration Failed Flag Displays the result of the calibration sequence. The calibration sequence will fail if SC2[ADTRG] = 1, any ADC register is written, or any stop mode is entered before the calibration sequence completes. Writing 1 to CALF clears it. 0 Calibration completed normally. 1 Calibration failed. ADC accuracy specifications are not guaranteed.			
5–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.			
3 ADCO	Continuous Conversion Enable Enables continuous conversions.			
\rightarrow	 One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion. Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion. 			
2 AVGE	Hardware Average Enable Enables the hardware average function of the ADC. 0 Hardware average function disabled. 1 Hardware average function enabled.			
1–0 AVGS	 Hardware Average Select Determines how many ADC conversions will be averaged to create the ADC average result. 4 samples averaged. 8 samples averaged. 16 samples averaged. 32 samples averaged. 			

ADCx_SC3 field descriptions (continued)

ADC status & control register 3 CMSIS names

ADC_SC3_ADCO(x)	continuous conversion, $x = 0$	0 disables continuous
ADC_SC3_AVGE(x)	hardware average when x =	1
ADC_SC3_AVGS(x)	average select. $x = 0$ define	es 4 samples averaged.
Example: ADC0_SC3 = ADC_SC	3_AVGE(1); // sele	ects hardware averaging