



**Inputs to driver**

- clk
- send\_en
- dac\_data (12 bits)

**Outputs from driver**

- ldac\_bar
- cs\_bar
- sdi

(sclk is  $\overline{\text{clk}}$ )

Timing sequence driving a Microchip MCP4822 DAC

WWU Pmod A/D - D/A Board		
dac_driver_ip.vhd timing diagram		
L.Aamodt		5/23/21