# **Chapter 2** Hardware Description Languages

## Dr. Curt Nelson Engr433 – Digital Design

### Outline

Overview of hardware description languages; Basic VHDL concepts via an example; VHDL in development flow.





#### Uses of an HDL Program

- Formal documentation;
- Generate input to a simulator;
- Generate input to a synthesizer.

#### **HDL Features**

- Encapsulate the concepts of entity, connectivity, concurrency, and timing;
- Incorporate propagation delay and timing information;
- Consist of constructs for structural implementation;
- Incorporate constructs for behavioral descriptions (sequential execution of a traditional PL);
- Describe the operations and structures at the gate-level and register-transfer level;
- Consist of constructs to support hierarchical design processes.

### **Two HDLs Used Today**

- VHDL and Verilog;
- Syntax and "appearance" of the two languages are very different;
- Capabilities and scopes are quite similar;
- Both are industrial standards and are supported by most software tools.

#### VHDL

- VHDL VHSIC (Very High Speed Integrated Circuit) HDL;
- Initially sponsored by DoD as a hardware documentation standard in early 1980's;
- Transferred to IEEE and ratified as IEEE standard 1176 in 1987 (known as VHDL-87);
- Major modification in 1993 (known as VHDL-93);
- Revised continuously.

#### **IEEE Extensions**

- IEEE standard 1076.1 Analog and Mixed Signal Extensions (VHDL-AMS);
- IEEE standard 1076.2 Mathematical Packages;
- IEEE standard 1076.3 Synthesis Packages;
- IEEE standard 1076.4 VHDL Initiative Towards ASIC Libraries (VITAL);
- IEEE standard 1076.6 VHDL Register-Transfer-Level (RTL) Synthesis;
- IEEE standard 1164 Multi-value Logic System for VHDL Model Interoperability;
- IEEE standard 1029 VHDL Waveform and Vector Exchange to Support Design and Test Verification (WAVES).















### VHDL Listing 2.3 – Structural Example

architecture str\_arch of even\_detector is -- declaration for xor gate component xor2 port( i1, i2: in std logic; o1: out std logic ); end component; -- declaration for inverter component not1 port( i1: in std\_logic; o1: out std\_logic ); end component; signal sig1,sig2: std\_logic;

begin
-- instantiation of the 1st xor instance
unit1: xor2
port map (i1 => a(0), i2 => a(1), o1 =>
sig1);
-- instantiation of the 2nd xor instance
unit2: xor2
port map (i1 => a(2), i2 => sig1, o1 =>
sig2);
-- instantiation of invertor
unit3: not1
port map (i1 => sig2, o1 => even);
end str\_arch;

#### **VHDL Listing 2.4 - Behavioral Description** library ieee; use ieee.std\_logic\_1164.all; entity xor2 is port ( i1, i2: in std\_logic; o1: out std\_logic); end xor2; architecture beh\_arch of xor2 is begin o1 <= i1 xor i2; end beh\_arch; library ieee; use ieee.std\_logic\_1164.all; entity not1 is port ( i1: in std\_logic; o1: out std\_logic); end not1; architecture beh\_arch of not1 is begin o1 <= not i1; end beh\_arch;













```
Testbench - Continued
 -- test vector gen vator
  process
  begin
     test_in <= "000";</pre>
     wait for 200 ns;
     test_in <= "001";</pre>
     wait for 200 ns;
     test_in <= "010";</pre>
     wait for 200 ns;
     test_in <= "011";</pre>
     wait for 200 ns;
     test_in <= "100";</pre>
     wait for 200 ns;
     test_in <= "101";</pre>
     wait for 200 ns;
     test_in <= "110";</pre>
     wait for 200 ns;
     test_in <= "111";</pre>
     wait for 200 ns;
  end process;
```







### Summary

- This course focuses on hardware (the **H** not the **L** in VHDL)
- Emphasis on coding for synthesis
  - Code accurately describing the underlying hardware structure;
  - Code providing adequate info to guide synthesis software to generate efficient implementations.