# Chapter 3 <br> Basic Language Constructs of VHDL 

Dr. Curt Nelson<br>Engr433 - Digital Design

## Outline

- Basic VHDL programs;
- Lexical elements and program format;
- Objects;
- Data type and operators.


## Design Unit

- Each design unit is analyzed and stored independently
- Types of design units
- Entity declaration;
- Architecture body;
- Package declaration;
- Package body;
- Configuration.


## Entity Declaration

- General syntax

```
entity entity_name is
    port(
        port_names: mode data_type;
        port_names: mode data_type;
        port_names: mode data_type
    );
end entity_name;
```


## Entity Declaration

- Mode:
- in: flow into the circuit
- out: flow out of the circuit
- inout: bi-directional
entity even_detector is port (
a: in std_logic_vector (2 downto 0);
even: out std_logic);
end even_detector;


## A Common Mistake

```
library ieee;
use ieee.std_logic_1164.all;
entity mode_demo is
Sm port(
    a, b: in std_logic;
    x, y: out std_logic);
end mode_demo;
architecture wrong_arch of mode_demo is
begin
    x <= a and b;
    y <= not x;
end wrong_arch;
```



## One Fix

- Use an internal signal

```
architecture ok_arch of mode_demo is
    signal ab: std_logic;
begin
    ab <= a and b;
    x <= ab;
    y <= not ab;
end ok_arch ;
```


## Architecture Body

- Simplified syntax:

```
architecture arch_name of entity_name is
    declarations;
begin
    concurrent statement;
    concurrent statement;
    concurrent statement;
end arch_name;
```

- An entity declaration can be associated with multiple architecture bodies.


## Example Architecture Body

```
architecture sop_arch of even_detector is
    signal p1, p2, p3, p4 : std_logic;
begin
    even <= (p1 or p2) or (p3 or p4);
    p1 <= (not a(0)) and (not a(1)) and (not a(2));
    p2 <= (not a(0)) and a(1) and a(2);
    p3 <= a(0) and (not a(1)) and a(2);
    p4 <= a(0) and a(1) and (not a(2));
end sop_arch ;
```


## Other Design Units

- Package declaration/body
- collection of commonly used items, such as data types, subprograms and components.
- Configuration
- specifies which architecture body is to be bound with the entity declaration.


## VHDL Library

- A place to store the design units;
- Normally mapped to a directory in host computer;
- Software defines the mapping between the symbolic library and physical location;
- Default library is named work and is created in your project directory;
- Library "ieee" is used for many ieee packages.


## VHDL Library Example

library ieee;
use ieee.std_logic_1164.all;

- Line 1 - invoke a library named ieee;
- Line 2 - makes std_logic_1164 package visible to the subsequent design units;
- The package is normally needed for the std_logic/std_logic_vector data type.


## Processing of VHDL Code

- Analysis
- Performed on "design unit" basis;
- Check the syntax and translate the unit into an intermediate form;
- Store it in a library.
- Elaboration
- Bind architecture body with entity;
- Substitute the instantiated components with architecture description;
- Create a "flattened" description.
- Execution
- Simulation or synthesis.


## Lexical Elements

- Lexical element
- Basic syntactical units in a VHDL program
- Types of lexical elements
- Comments
- Identifiers
- Reserved words
- Numbers
- Characters
- Strings


## Comments

- Start with - -
- Just for clarity

```
-******************************************************
-- example to show the caveat of the out mode
- *****************************************************
architecture arch of mode_demo is
    signal ab: std_logic; -- ab is the internal signal
begin
    ab <= a and b;
    x <= ab; -- ab connected to the x output
    y<= not ab;
end eg_arch ;
```


## Identifier

- Identifier is the name of an object
- Basic rules
- Can only contain alphabetic letters, decimal digits, and underscore;
- The first character must be a letter;
- The last character cannot be an underscore;
- Two successive underscores are not allowed.


## Identifier Examples

- Valid examples

A10, next_state, NextState, mem_addr_enable

- Invalid examples
sig\#3, X10, 7segment, X10_, hi__there
- VHDL is case insensitive

Following identifiers are the same:
nextstate, NextState, NEXTSTATE, nEXTsTATE

## Reserved Words

```
abs access after alias all and architecture array assert
attribute begin block body buffer bus case component
configuration constant disconnect downto else elsif end
entity exit file for function generate generic guarded
if impure in inertial inout is label library linkage
literal loop map mod nand new next nor not null of on
open or others out package port postponed procedure
process pure range record register reject rem report
return rol ror select severity signal shared sla sll
sra srl subtype then to transport type unaffected units
until use variable wait when while with xnor xor
```


## Numbers, Characters and Strings

- Number
- Integer: 0, 1234, 98E7
- Real: 0.0, 1.23456 or 9.87E6
- Base 2: 2\#101101\#
- Character
- 'A', 'Z', '1'
- Strings
- "Hello","101101"
- Notes
- 0 and ' 0 ' are different
- 2\#101101\# and "101101" are different


## Program Format

- VHDL is "free-format" - blank space, tab, new-line can be freely inserted.
- The following are the same:

```
library ieee; use ieee.std_logic_1164.all; entity
even_detector is port(a: in std_logic_vector(2
downto 0);even: out std_logic);end even_detector;
architecture eg_arch of even_detector is signal p1,
p2, p3, p4: std_logic; begin even <= (p1 or p2) or
(p3 or p4); p1 <= (not a(0)) and (not a(1)) and
(not a(2)); p2 <= (not a(0)) and a(1) and a(2);
p3 <= a(0) and (not a(1)) and a(2); p4 <= a(0) and
a(1) and (not a(2)); end eg_arch;
```


## Program Format - Example

```
library ieee;
use ieee.std_logic_1164.all;
entity even_detector is
    port(
        a: in std_logic_vector(2 downto 0);
        even: out std_logic);
end even_detector;
architecture eg_arch of even_detector is
    signal p1, p2, p3, p4 : std_logic;
begin
    even <= (p1 or p2) or (p3 or p4);
    p1 <= (not a(0)) and (not a(1)) and (not a(2));
    p2 <= (not a(0)) and a(1) and a(2);
    p3 <= a(0) and (not a(1)) and a(2);
    p4 <= a(0) and a(1) and (not a(2));
end eg_arch ;
```


## A Good Program Header

$--* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~+~$

```
Author: p chu
```

File: even_det.vhd
Design units:
entity even_detector
function: check even \# of 1 s from input
input: a
output: even
architecture sop_arch:
truth-table based sum-of-products
implementation
Library/package
ieee.std_logic_1164: to use std_logic
Synthesis ${ }^{s m}$ and verification
Synthesis software:
Options/script
Target technology
Test bench: even_detector_tb
Revision history
Version 1.0:
Date: 9/2005
Comments: Original

## Objects

- A named item that holds a value of specific data type.
- Four kinds of objects
- Signal;
- Variable;
- Constant;
- File (cannot be synthesized).
- Related construct
- Alias


## Signal

- Declared in the architecture body's declaration section
- Signal declaration
signal signal_name, signal_name, ... : data_type
- Signal assignment signal_name $<=$ projected_waveform
- Ports in entity declaration are considered as signals
- Can be interpreted as wires or "wires with memory" (i.e., FFs, latches, etc.)


## Variable

- Declared and used inside a process.
- Variable declaration variable variable_name, ... : data_type
- Variable assignment variable_name := value_expression;
- Contains no "timing info" (immediate assignment).
- Used as in traditional programming languages - a
"symbolic memory location" where a value can be stored and modified.
- No direct hardware counterpart.


## Constant

- Value cannot be changed.
- Constant declaration
constant const_name, ... : data_type := value_expression
- Used to enhance readability.

```
constant BUS_WIDTH: integer := 32;
constant BUS_BYTES: integer := BUS_WIDTH / 8;
```


## Try to Avoid Hard Literals

```
architecture beh1_ arch of even_detector is
    signal odd: std_logic;
begin
    tmp := '0';
    for i in 2 downto 0 loop
            tmp := tmp xor a(i);
        end loop;
    architecture beh1_ arch of even_detector is
        signal odd: std_logic;
        constant BUS_WIDTH: integer := 3;
    begin
        tmp := '0';
        for i in (BUS_WIDTH-1) downto 0 loop
        tmp := tmp xor a(i);
        end loop;
```


## Alias

- Not an object.
- Alternative name for an object.
- Used to enhance readability.

```
signal: word: std_logic_vector(15 downto 0);
alias op: std_logic_vector(6 downto 0) is word(15 downto 9);
alias reg1: std_logic_vector(2 downto 0) is word(8 downto 6);
alias reg2: std_logic_vector(2 downto 0) is word(5 downto 3);
alias reg3: std_logic_vector(2 downto 0) is word(2 downto 0);
```


## Data Type and Operators

- Standard VHDL.
- IEEE1164_std_logic package.
- IEEE numeric_std package.


## Data Type

- Definition of data type
- A set of values that an object can assume.
- A set of operations that can be performed on objects of this data type.
- VHDL is a strongly-typed language
- An object can only be assigned with a value of its type.
- Only the operations defined with the data type can be performed on the object.


## Data Types in Standard VHDL

- Integer
- Minimal range: -(2^31-1) to $2^{\wedge} 31-1$
- Two subtypes: natural, positive
- Boolean: (false, true)
- Bit: ('0', '1')
- Not capable enough (need more options as we will see later).
- Bit_vector - a one-dimensional array of type bit.


## Operators in Standard VHDL

| operator | description | data type of operand a | data type of operand $b$ | data type of result |
| :---: | :---: | :---: | :---: | :---: |
| a ** b <br> abs a <br> not a | exponentiation absolute value negation | integer <br> integer <br> boolean, bit, <br> bit_vector | integer | integer <br> integer <br> boolean, bit, <br> bit_vector |
| $\begin{aligned} & \mathrm{a} * \mathrm{~b} \\ & \mathrm{a} / \operatorname{b} \\ & \mathrm{a} \bmod \mathrm{~b} \\ & \mathrm{a} \text { rem b } \end{aligned}$ | multiplication <br> division <br> modulo <br> remainder | integer | integer | integer |
| $\begin{aligned} & +a \\ & -a \end{aligned}$ | identity negation | integer |  | integer |
| $\begin{aligned} & a+b \\ & a-b \\ & a \& b \end{aligned}$ | addition <br> subtraction concatenation | integer <br> 1-D array, element | integer <br> 1-D array, element | integer <br> 1-D array |

## Operators in Standard VHDL

| a sll b | shift left logical | bit_vector | integer | bit_vector |
| :---: | :---: | :---: | :---: | :---: |
| a srl b | shift right logical |  |  |  |
| $a$ sla $b$ | shift left arithmetic |  |  |  |
| a srl b | shift right arithmetic |  |  |  |
| $a$ rol b | rotate left |  |  |  |
| $a$ ror $b$ | rotate right |  |  |  |
| $\mathrm{a}=\mathrm{b}$ | equal to | any | same as a | boolean |
| $\mathrm{a} /=\mathrm{b}$ | not equal to |  |  |  |
| $a<b$ | less than | scalar or 1-D array | same as a | boolean |
| $\mathrm{a}<=\mathrm{b}$ | less than or equal to |  |  |  |
| $a>b$ | greater than |  |  |  |
| $\mathrm{a}>=\mathrm{b}$ | greater than or equal to |  |  |  |
| $a$ and $b$ | and | boolean, bit, | same as a | boolean, bit, |
| $a$ or $b$ | or | bit_vector |  | bit_vector |
| $a$ xor b | xor |  |  |  |
| $a$ nand $b$ | nand |  |  |  |
| $a$ nor b | nor |  |  |  |
| $a$ xnor b | xnor |  |  |  |

## IEEE std_logic_1164 Package

- What's wrong with bit?
- New data type: std_logic, std_logic_vector
- std_logic:
- 9 values: ('0', '1', 'Z', 'L', 'H', 'X', 'W', 'U', '-')
- ' 0 ', ' 1 ': forcing logic 0 and forcing logic 1
- 'Z': high-impedance, as in a tri-state buffer
- 'L' , 'H': weak logic 0 and weak logic 1 , as in wired-logic
- 'X', 'W': "unknown" and "weak unknown"
- 'U': for uninitialized
- '-': don't-care


## std_logic_vector

- std_logic_vector
- An array of elements with std_logic data type
- Implies a bus
signal a: std_logic_vector(7 downto 0);
- Another form (less desired)
signal a: std_logic_vector(0 to 7);
- Need to invoke package to use the data type library ieee;
use ieee.std_logic_1164.all;


## Overloaded Operator - IEEE std_logic_1164 Package

- Which standard VHDL operators can be applied to std_logic and std_logic_vector?
- Overloading: same operator of different data types
- Overloaded operators in std_logic_1164 package

| overloaded <br> operator | data type <br> ofoperand a | data type <br> ofoperand $b$ | data type <br> of result |
| :--- | :--- | :--- | :--- |
| not a | std_logic_vector <br> std_logic | same as a |  |
| a and b |  |  |  |
| a or b |  |  |  |
| a xor b ame as a |  |  |  |
| a nand b | std_logic_vector | std_logic |  |
| a nor b as a |  |  |  |
| a xnor b |  |  |  |

## Type Conversion in std_logic_1164 Package

| function | data type <br> of operand a | data type <br> of result |
| :--- | :--- | :--- |
| to_bit(a) | std_logic | bit |
| to_stdulogic(a) | bit | std_logic |
| to_bit_vector(a) | std_logic_vector | bit_vector |
| to_stdlogicvector(a) | bit_vector | std_logic_vector |

## Type Conversion Example

```
signal s1, s2, s3: std_logic_vector(7 downto 0);
signal b1, b2: bit_vector(7 downto 0);
```

The following statements are wrong because of data

```
s1<= b1; -- bit_vector assigned to std_logic_vector
b2 <= s1 and s2; -- std_logic_vector assigned to bit_vector
s3<= b1 0r s2; -- or is undefined between bit_vector
    -- and std_logic_vector
```

We can use the conversion functions to correct these problems:

```
s1 <= to_stdlogicvector(b1);
b2 <= to_bitvector(s1 and s2);
s3 <= to_stdlogicvector(b1) or s2;
```

The last statement can also be written as:

```
s3 <= to_stdlogicvector(b1 or to_bitvector(s2));
```


## Operators Over an Array Data Type

- Relational operators for array
- Operands must have the same element type but their lengths may differ.
- Two arrays are compared element by element, from the left most element.
- All following returns true
- "011"="011", "011">"010", "011">"00010", "0110">"011"


## Concatenation Operator

- Concatenation operator (\&)
y <= "00" \& a(7 downto 2);
$\mathrm{y}<=\mathrm{a}(7) \& \mathrm{a}(7) \& \mathrm{a}(7$ downto 2);
$\mathrm{y}<=\mathrm{a}(1$ downto 0$) \& \mathrm{a}(7$ downto 2 );


## Array Aggregate

- Aggregate is a VHDL construct to assign a value to an array-typed object
a <= "10100000";
$\mathrm{a}<=\left(7=>{ }^{\prime} 1\right.$ ', $6=>^{\prime} 0$ ', $0=>^{\prime} 0^{\prime}, 1=>^{\prime} 0$ ', $5=>{ }^{\prime} 1$ ',
$4=>^{\prime} 0^{\prime}, 3=>^{\prime} 0^{\prime}, 2=>^{\prime} 1^{\prime}$ );
$a<=\left(7\left|5=>^{\prime} 1 ', 6\right| 4|3| 2|1| 0=>^{\prime} 0^{\prime}\right)$;
$\mathrm{a}<=\left(7 \mid 5=>^{\prime} 1\right.$ ', others $\left.=>^{\prime} 0^{\prime}\right)$;


## IEEE numeric_std Package

- IEEE numeric_std package - define integer as an array of elements of std_logic
- Two new data types: unsigned, signed
- The array interpreted as an unsigned or signed binary number signal $\mathrm{x}, \mathrm{y}$ : signed ( 15 downto 0 );
- Need to invoke package to use the data type
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


## Overloaded Operators in IEEE numeric_std Package

| overloaded operator | description | data type of operand a | data type of operand $b$ | data type of result |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { abs a } \\ & -\quad a \end{aligned}$ | absolute value negation | signed |  | signed |
| $\begin{aligned} & \mathrm{a} * \mathrm{~b} \\ & \mathrm{a} / \mathrm{b} \\ & \mathrm{a} \bmod \mathrm{~b} \\ & \mathrm{a} \operatorname{rem} \mathrm{~b} \\ & \mathrm{a}+\mathrm{b} \\ & \mathrm{a}-\mathrm{b} \end{aligned}$ | arithmetic operation | unsigned <br> unsigned, natural <br> signed <br> signed, integer | unsigned, natural <br> unsigned <br> signed, integer <br> signed | unsigned <br> unsigned <br> signed <br> signed |
| $\begin{aligned} & \mathrm{a}=\mathrm{b} \\ & \mathrm{a} /=\mathrm{b} \\ & \mathrm{a}<\mathrm{b} \\ & \mathrm{a}<=\mathrm{b} \\ & \mathrm{a}>\mathrm{b} \\ & \mathrm{a}>=\mathrm{b} \end{aligned}$ | relational operation | unsigned <br> unsigned, natural <br> signed <br> signed, integer | unsigned, natural <br> unsigned <br> signed, integer <br> signed | boolean <br> boolean <br> boolean <br> boolean |

## Overloaded Operators - Example

signal $a, b, c, d: u n s i g n e d(7$ downto 0$)$;
. . .
$\mathrm{a}<=\mathrm{b}+\mathrm{c}$;
$\mathrm{d}<=\mathrm{b}+1$;
$\mathrm{e}<=(5+\mathrm{a}+\mathrm{b})-\mathrm{c}$;

## New Functions in IEEE numeric_std Package

| function | description | data type of operand a | data type of operand b | data type of result |
| :---: | :---: | :---: | :---: | :---: |
| ```shift_left(a,b) shift_right(a,b) rotate_left(a,b) rotate_right(a,b)``` | shift left <br> shift right <br> rotate left <br> rotate right | unsigned, signed | natural | same as a |
| $\begin{aligned} & \text { resize }(\mathrm{a}, \mathrm{~b}) \\ & \text { std_match }(\mathrm{a}, \mathrm{~b}) \end{aligned}$ | resize array compare '-' | unsigned, signed <br> unsigned, signed <br> std_logic_vector, <br> std_logic | natural <br> same as a | same as a boolean |
| ```to_integer(a) to_unsigned(a,b) to_signed(a,b)``` | data type conversion | unsigned, signed natural <br> integer | natural <br> natural | integer unsigned signed |

## Type Conversion

- Std_logic_vector, unsigned, signed are defined as an array of element of std_logic
- They are considered as three different data types in VHDL.
- Type conversion between data types
- Type conversion function.
- Type casting (for "closely related" data types).


## Type Conversion Between Number-related Data Types

| data type of a | to data type | conversion function / type casting |
| :--- | :--- | :--- |
| unsigned, signed | std_logic_vector | std_logic_vector (a) |
| unsigned, std_logic_vector | unsigned | unsigned(a) |
| unsigned, signed | std_logic_vector | std_logic_vector(a) |
| unsigned, signed | integer | to_integer(a) |
| natural | unsigned | to_unsigned(a, size) |
| integer | signed | to_signed(a, size) |

## Type Conversion Example

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
signal s1, s2, s3, s4, s5, s6: std_logic_vector(3 downto 0);
signal u1, u2, u3, u4, u6, u7: unsigned(3 downto 0);
signal sg: signed(3 downto 0 );

## Type Conversion Example

- Ok
u3 <= u2 + u1; --- ok, both operands unsigned
$\mathrm{u} 4<=\mathrm{u} 2+1 ; \quad---\mathrm{ok}$, operands unsigned and natural
- Wrong
u5 <= sg; -- type mismatch
u6 $<=5$; -- type mismatch
- Fix
u5 <= unsigned(sg); -- type casting
u6 $<=$ to_unsigned $(5,4)$; -- conversion function


## Type Conversion Example

- Wrong
u7 $<=$ sg + u1; -- + undefined over the types
- Fix
u7 $<=$ unsigned(sg) +u ; -- ok, but be careful
- Wrong
s3 <= u3; -- type mismatch
s4 <= 5; -- type mismatch
- Fix
s3 <= std_logic_vector(u3); -- type casting
s4 <= std_logic_vector(to_unsigned(5,4));


## Type Conversion Example

- Wrong
s5 <= s2 + s1; -- + undefined over std_logic_vector
s6<=s2 + 1; -- + undefined
- Fix
s5 <= std_logic_vector(unsigned(s2) + unsigned(s1));
s6 $<=$ std_logic_vector(unsigned(s2) +1 );


## Non-IEEE Packages

- Packagea by Synopsys.
- std_logic_arith
- Similar to numeric_std
- New data types: unsigned, signed
- Details are different
- std_logic_unsigned/ std_logic_signed
- Treat std_logic_vector as unsigned and signed numbers
- i.e., overload std_logic_vector with arith operations


## Non-IEEE Packages

- Software vendors frequently store them in ieee library library ieee;
use ieee.std_logic_1164.all;
use ieee.std_arith_unsigned.all;
..
signal s1, s2, s3, s4, s5, s6: std_logic_vector(3 downto 0);
s5 <= s2 $+\mathrm{s} 1 ;-$ ok, + overloaded with std_logic_vector
s6 < = s2 + 1; -- ok, + overloaded with std_logic_vector

