Chapter 3 Basic Language Constructs of VHDL

Dr. Curt Nelson Engr433 – Digital Design

Outline

- Basic VHDL programs;
- Lexical elements and program format;
- Objects;
- Data type and operators.

Design Unit

- Each design unit is analyzed and stored independently
- Types of design units
 - Entity declaration;
 - Architecture body;
 - Package declaration;
 - Package body;
 - Configuration.

Entity Declaration . General syntax entity entity_name is port(port_names: mode data_type; port_names: mode data_type; ... port_names: mode data_type); end entity_name;





One Fix

• Use an internal signal

```
architecture ok_arch of mode_demo is
    signal ab: std_logic;
begin
    ab <= a and b;
    x <= ab;
    y <= not ab;
end ok_arch;</pre>
```



architecture sop_arch of even_detector is signal p1, p2, p3, p4 : std_logic; begin even <= (p1 or p2) or (p3 or p4); p1 <= (not a(0)) and (not a(1)) and (not a(2)); p2 <= (not a(0)) and a(1) and a(2); p3 <= a(0) and (not a(1)) and a(2); p4 <= a(0) and a(1) and (not a(2)); end sop_arch ;</pre>

VHDL Library

- A place to store the design units;
- Normally mapped to a directory in host computer;
- Software defines the mapping between the symbolic library and physical location;
- Default library is named **work** and is created in your project directory;
- Library "ieee" is used for many ieee packages.

VHDL Library Example

library ieee; use ieee.std_logic_1164.all;

- Line 1 invoke a library named ieee;
- Line 2 makes std_logic_1164 package visible to the subsequent design units;
- The package is normally needed for the std_logic/std_logic_vector data type.

Processing of VHDL Code

- Analysis
 - Performed on "design unit" basis;
 - Check the syntax and translate the unit into an intermediate form;
 - Store it in a library.
- Elaboration
 - Bind architecture body with entity;
 - Substitute the instantiated components with architecture description;
 - Create a "flattened" description.
- Execution
 - Simulation or synthesis.

Lexical Elements

- Lexical element
 - Basic syntactical units in a VHDL program
- Types of lexical elements
 - Comments
 - Identifiers
 - Reserved words
 - Numbers
 - Characters
 - Strings

Program Format - Example

```
library ieee;
use ieee.std_logic_1164.all;
entity even_detector is
   port (
      a: in std_logic_vector(2 downto 0);
      even: out std_logic);
end even_detector;
architecture eg_arch of even_detector is
   signal p1, p2, p3, p4 : std_logic;
begin
   even <= (p1 or p2) or (p3 or p4);
  p1 <= (not a(0)) and (not a(1)) and (not a(2));
  p2 \le (not a(0)) and a(1) and a(2);
  p3 \le a(0) and (not a(1)) and a(2);
  p4 \le a(0) and a(1) and (not a(2));
end eg_arch ;
```


Objects

- A named item that holds a value of specific data type.
- Four kinds of objects
 - Signal;
 - Variable;
 - Constant;
 - File (cannot be synthesized).
- Related construct
 - Alias

Variable

- Declared and used inside a process.
- Variable declaration variable variable_name, ... : data_type
- Variable assignment variable_name := value_expression;
- Contains no "timing info" (immediate assignment).
- Used as in traditional programming languages a "symbolic memory location" where a value can be stored and modified.
- No direct hardware counterpart.


```
Try to Avoid Hard Literals
architecture beh1_arch of even_detector is
   signal odd: std_logic;
begin
   . . .
   tmp := '0';
   for i in 2 downto 0 loop
     tmp := tmp xor a(i);
   end loop;
   . . .
  architecture beh1_arch of even_detector is
     signal odd: std_logic;
     constant BUS_WIDTH: integer := 3;
  begin
     . .
     tmp := '0';
     for i in (BUS_WIDTH-1) downto 0 loop
     tmp := tmp xor a(i);
     end loop;
```


Data Type and Operators

- Standard VHDL.
- IEEE1164_std_logic package.
- IEEE numeric_std package.

Data Type

- Definition of data type
 - A set of values that an object can assume.
 - A set of operations that can be performed on objects of this data type.
- VHDL is a <u>strongly-typed</u> language
 - An object can only be assigned with a value of its type.
 - Only the operations defined with the data type can be performed on the object.

Data Types in Standard VHDL

- Integer
 - Minimal range: -(2^31-1) to 2^31-1
 - Two subtypes: natural, positive
- Boolean: (false, true)
- Bit: ('0', '1')
 - Not capable enough (need more options as we will see later).
- Bit_vector a one-dimensional array of type bit.

Operators in Standard VHDL

operator	description	data type of operand a	data type of operand b	data type of result
a ** b abs a not a	exponentiation absolute value negation	integer integer boolean, bit, bit_vector	integer	integer integer boolean, bit bit_vector
a * b a / b a mod b a rem b	multiplication division modulo remainder	integer	integer	integer
+ a - a	identity negation	integer		integer
a + b a - b	addition subtraction	integer	integer	integer
a & b	concatenation	1-D array, element	1-D array, element	1-D array

a sll b	shift left logical	bit_vector	integer	bit_vector
a srl b	shift right logical			
a sla b	shift left arithmetic			
a srl b	shift right arithmetic			
a rol b	rotate left			
a ror b	rotate right			
a = b	equal to	any	same as a	boolean
a /= b	not equal to			
a < b	less than	scalar or 1-D array	same as a	boolean
a <= b	less than or equal to			
a > b	greater than			
a >= b	greater than or equal to			
a and b	and	boolean, bit,	same as a	boolean, bit
a or b	or	bit_vector		bit_vector
a xor b	xor			
a nand b	nand			
a nor b	nor			
a xno r b	xnor			

Type Conversion in stu_togic_1104 Fackag		
function ඌ	data type of operand a	data type of result
to_bit(a)	std_logic	bit
to_stdulogic(a)	bit	std_logic
to_bit_vector(a)	std_logic_vector	bit_vector
to_stdlogicvector(a)	bit_vector	std_logic_vector

overloaded operator	description	data type of operand a	data type of operand b	data type of result
absa -a	absolute value negation	signed		signed
a * b a / b a mod b a rem b a + b a - b	arithmetic operation	unsigned unsigned, natural signed signed, integer	unsigned, natural unsigned signed, integer signed	unsigned unsigned signed signed
a = b a /= b a < b a <= b a > b a >= b	relational operation	unsigned unsigned, natural signed signed, integer	unsigned, natural unsigned signed, integer signed	boolean boolean boolean boolean

function	description	data type of operand a	data type of operand b	data type of result
<pre>shift_left(a,b) shift_right(a,b) rotate_left(a,b) rotate_right(a,b)</pre>	shift left shift right rotate left rotate right	unsigned, signed	natural	same as a
resize(a,b) std_match(a,b)	resize array compare '-'	unsigned, signed unsigned, signed std_logic_vector, std_logic	natural same as a	same as a boolean
to_integer(a) to_unsigned(a,b) to_signed(a,b)	data type conversion	unsigned, signed natural integer	natural natural	integer unsigned signed

data type of a	to data type	conversion function / type casting
unsigned, signed	std_logic_vector	<pre>std_logic_vector(a)</pre>
unsigned, std_logic_vector	unsigned	unsigned(a)
unsigned, signed	std_logic_vector	<pre>std_logic_vector(a)</pre>
unsigned, signed	integer	to_integer(a)
natural	unsigned	to_unsigned(a, size)
integer	signed	to_signed(a, size)

Non-IEEE Packages Software vendors frequently store them in ieee library library ieee; use ieee.std_logic_1164.all; use ieee.std_arith_unsigned.all;

signal s1, s2, s3, s4, s5, s6: std_logic_vector(3 downto 0);

. . .

s5 <= s2 + s1; -- ok, + overloaded with std_logic_vector s6 <= s2 + 1; -- ok, + overloaded with std_logic_vector