Chapter 5 Sequential Statements of VHDL

Dr. Curt Nelson Engr433 – Digital Design

Outline

VHDL process; Sequential signal assignment statement; Variable assignment statement; IF statement; CASE statement;

Simple FOR loop statement.

VHDL Process

- Contains a set of statements to be executed sequentially.
- The whole process is a concurrent statement.
- Can be interpreted as a circuit part enclosed in a black box.
- May or may not be able to be mapped to physical hardware.
- Two types of process
 - A process with a sensitivity list.
 - A process with a wait statement.

A Process With a Sensitivity List • Syntax process(sensitivity_list) declarations; begin sequential statement; sequential statement; ... end process;













Variable Assignment Statement

- Syntax variable_name := value_expression;
- Assignment takes effect immediately.
- No time dimension (i.e., no delay).
- Behaves like variables in C.
- Difficult to map to hardware, but depends on the context.







areniteeture in_aren or maxy		
hegin	15	
process (a,b,c,d,s)		
begin		
if (s="00") then	input	output
x <= a;	S	х
elsif (s="01") then	0.0	
x <= b;	0.0	a
elsif (s="10") then	0 1	b
x <= c;	10	С
else	11	d
x <= d;		
end if:		

Dinary Decouer Exa	ampie	
architecture if arch of deco	der4 is	
begin		
process (s)		
begin		
if (s="00") $then$	input	outpu
x <= "0001";	mput	outpu
elsif (s="01")then	8	X
x <= "0010";	0.0	0001
elsif (s="10") then	0.0	0001
x <= "0100";	01	0010
else	10	0100
x <= "1000";	11	1000
end if;		
end process;		
<pre>end if_arch;</pre>		





```
Sequential Statement Example
Find the max of a, b, c

if (a > b) then
    if (a > c) then
        max <= a; -- a>b and a>c
    else
        max <= c; -- a>b and c>=a
    end if;

else
    if (b > c) then
        max <= b; -- b>=a and b>c
    else
        max <= c; -- b>=a and c>=b
    end if;
end if;
```

```
Signal ac_max, bc_max: std_logic;
....
ac_max <= a when (a > c) else c;
bc_max <= b when (b > c) else c;
max <= ac_max when (a > b) else bc_max;
max <= a when ((a > b) and (a > c)) else
c when (a > b) else
b when (b > c) else
c;
```



process (a,b)	Implies:
begin if (a=b) then eq <= '1'; end if ; end process;	process(a,b) begin if (a=b) then eq <= '1'; else
	eq <= eq; end if ; end process

Incomplete Branch Example Fix

```
process(a,b)
begin
    if (a=b) then
        eq <= '1';
    else
        eq <= '0';
    end if ;
end process</pre>
```

















Example: 4-to-1 Mux			
nrchitecture case_arch of mux4 is begin process(a,b,c,d,s)			
begin			
case s is	input	output	
when "00" =>	S	х	
$x \leq a;$			
when $01^{\circ} = 2$	$0 \ 0$	а	
when "10" =>	01	b	
x <= c;	1.0	С	
when others =>	11	d	
x <= d;	1 1	u	
end case;			
end process;			
nd case_arch;			







```
Example
   with sel_exp select
      sig <= value_expr_1 when choice_1,</pre>
              value_expr_2 when choice_2,
              value_expr_3 when choice_3,
              . . .
              value_expr_n when choice_n;
It can be rewritten as:
   case sel_exp is
      when choice_1 =>
         sig <= value_expr_1;</pre>
      when choice_2 =>
         sig <= value_expr_2;</pre>
      when choice_3 =>
         sig <= value_expr_3;</pre>
      . . .
      when choice_n =>
         sig <= value_expr_n;</pre>
   end case;
```



Incomplete Signal Assignment

```
process(a)
    case a is
    when "100"|"101"|"110"|"111" =>
        high <= '1';
    when "010"|"011" =>
        middle <= '1';
    when others =>
        low <= '1';
    end case;
end process;</pre>
```

Incomplete Signal Assignment – Fix #1 process (a) case a is when "100" | "101" | "110" | "111" => high <= '1'; middle <= '0';</pre> low <= '0'; when "010" | "011" => high <= '0'; middle <= '1';</pre> low <= '0'; when others => high <= '0'; middle <= '0';</pre> low <= '1'; end case; end process;





case case_exp is when c0 => sig_a <= value_expr_a_0; sig_b <= value_expr_b_0; when c1 => sig_a <= value_expr_b_1; sig_b <= value_expr_b_1; when others => sig_a <= value_expr_a_n; sig_b <= value_expr_b_n; end case;</pre>





For Loop Example – Bit-wide XOR

```
library ieee;
use ieee.std_logic_1164.all;
entity wide_xor is
  port (
     a, b: in std_logic_vector(3 downto 0);
     y: out std_logic_vector(3 downto 0)
  ):
end wide_xor;
architecture demo_arch of wide_xor is
  constant WIDTH: integer := 4;
begin
   process(a, b)
   begin
      for i in (WIDTH-1) downto 0 loop
         y(i) <= a(i) xor b(i);
      end loop;
  end process;
end demo_arch;
```









