# **Chapter 8** Sequential Circuit Design: Principle

## Dr. Curt Nelson Engr433 – Digital Design

#### Outline

- Overview of sequential circuits;
- Synchronous circuits;
- Danger of synthesizing asynchronous circuits;
- Inference of basic memory elements;
- Simple design examples;
- Timing analysis;
- Alternative one-segment coding style;
- Use of variable for sequential circuits.













#### **Synchronous Circuits**

- One of the most difficult design aspects of a sequential circuits is how to satisfy the timing constraints.
- A Big, Useless idea
  - Group all D FFs together with a single clock.
  - Only need to deal with the timing constraint of one memory element.



#### Sync Circuit and EDA

- Synthesis: reduce to combinational circuit synthesis
- Timing analysis: involve only a single closed feedback loop (others reduce to combinational circuit analysis)
- Simulation: support "cycle-based simulation"
- Testing: can facilitate scan-chain

#### **Types of Sync Circuits**

- Not formally defined, Just for coding
- Three types:
  - "Regular" sequential circuit
  - "Random" sequential circuit (FSM)
  - "Combined" sequential circuit (FSM with a Data path, FSMD)

#### **Danger of Synthesizing Asynchronous Circuits**

- D Latch/DFF
  - Are combinational circuits with feedback loop
  - Design is different from normal combinational circuits (it is delaysensitive)
  - Should not be synthesized from scratch
  - Should use pre-designed cells from device library





















```
library ieee;
use ieee.std_logic_1164.all;
entity dff_en is
    port(
        clk: in std_logic;
        reset: in std_logic;
        en: in std_logic;
        d: in std_logic;
        q: out std_logic
        );
end dff_en;
```

```
architecture two_seg_arch of dff_en is
   signal q_reg: std_logic;
   signal q_next: std_logic;
begin
   — a D FF
   process (clk,reset)
   begin
      if (reset='1') then
         q_reg <= '0';
      elsif (clk'event and clk='1') ther
         q_reg <= q_next;
      end if;
   end process;
   --- next-state logic
   q_next \leq d when en = 1', else
             q_reg;
   -- output logic
   q \leq q_reg;
end two_seg_arch;
```



```
architecture two_seg_arch of tff is
   signal q_reg: std_logic;
   signal q_next: std_logic;
begin
  -- a D FF
  process (clk, reset)
   begin
      if (reset='1') then
         q_reg <= '0';
      elsif (clk'event and clk='1') then
         q_reg <= q_next;
      end if;
   end process;
   -- next-state logic
   q_next <= q_reg when t='0' else
             not(q_reg);
   -- output logic
   q <= q_reg;
end two_seg_arch;
```







```
library ieee;
use ieee.std_logic_1164.all;
entity shift_right_register is
    port (
        clk, reset: in std_logic;
        d: in std_logic;
q: out std_logic;
end shift_right_register;
architecture two_seg_arch of shift_right_register is
    signal r_reg: std_logic_vector(3 downto 0);
signal r_next: std_logic_vector(3 downto 0);
begin
     — register
     process (clk,reset)
    begin
        if (reset='1') then
        r_reg <= (others=>'0');
elsif (clk'event and clk='1') then
        r_reg <= r_next;
end if;
    end process;
   -- next-state logic (shift right 1 bit)
r_next <= d & r_reg(3 downto 1);
-- output
q <= r_reg(0);
end two_seg_arch;
```



```
library ieee;
use ieee.std_logic_1164.all;
entity shift_register is
port(
    clk, reset: in std_logic;
    ctrl: in std_logic_vector(1 downto 0);
    d: in std_logic_vector(3 downto 0);
    q: out std_logic_vector(3 downto 0));
end shift_register;
architecture two_seg_arch of shift_register is
    signal r_reg: std_logic_vector(3 downto 0);
    signal r_next: std_logic_vector(3 downto 0);
```

```
begin
     -- register
     process (clk,reset)
     begin
         if (reset='1') then
              r_reg <= (others=>'0');
          elsif (clk'event and clk='1') then
÷
             r_reg <= r_next;
          end if;
     end process;
     -- next-state logic
     with ctrl select
         r_next <=

      r_reg
      when "00", --no op

      r_reg(2 downto 0) & d(0)
      when "01", --shift left;

      d(3) & r_reg(3 downto 1)
      when "10", --shift right;

                                                   when others;
1
              d
     -- output
     q <= r_reg;
 end two_seg_arch;
```

input pattern	output pattern
000	011
011	110
110	101
101	111
111	000
<pre>tity arbi_seq_counter port(     clk, reset: in st     q: out std_logic_     ); l arbi seg counter4:</pre>	4 is :d_logic; vector(2 dow

```
begin
  -- register
  process (clk,reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
        r_reg <= r_next;
      end if;
  end process;
  -- next-state logic
  r_next <= "011" when r_reg="000" else
             "110" when r_reg="011" else
             "101" when r_reg="110" else
             "111" when r_reg="101" else
             "000"; -- r_reg ="111"
  -- output logic
  q <= std_logic_vector(r_reg);</pre>
end two_seg_arch;
```



```
architecture two_seg_arch of binary_counter4_pulse is
    signal r_reg: unsigned(3 downto 0);
    signal r_next: unsigned(3 downto 0);
begin
    — register
    process (clk, reset)
    begin
       if (reset='1') then
          r_reg <= (others=>'0');
       elsif (clk'event and clk='1') then
          r_reg <= r_next;
       end if;
    end process;
   -- next-state logic
   r_next <= r_reg + 1;
    -- output logic
    q <= std_logic_vector(r_reg);</pre>
    max_pulse <= '1' when r_reg="1111" else</pre>
                  °0';
end two_seg_arch;
```



syn_clr	load	en	q*	operation
1	_	_	$00 \cdots 00$	synchronous clear
0	1	_	d	parallel load
0	0	1	q+1	count
0	0	0	q	pause
entity port	binary (	/_co	unter4_f	eature is
с	lk, re	eset	: in std	_logic;
S	yn_clr	, ei	n, load:	<pre>std_logic;</pre>
d	: std_	log	ic_vecto:	r(3 downto 0);
	· • • • • •	e + d	logic w	actor(3 downto

```
architecture two_seg_arch of binary_counter4_feature is
   signal r_reg: unsigned(3 downto 0);
   signal r_next: unsigned(3 downto 0);
begin
   — register
   process (clk,reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_next;
      end if;
   end process;
   -- next-state logic
   r_next <= (others=>'0') when syn_clr='1' else
              unsigned(d) when load='1' else
                            when en ='1' else
              r_reg + 1
              r_reg;
1
   -- output logic
   q <= std_logic_vector(r_reg);</pre>
end two_seg_arch;
```

#### Decade (mod-10) counter architecture two\_seg\_arch of mod10\_counter is constant TEN: integer := 10; signal r\_reg: unsigned(3 downto 0); signal r\_next: unsigned(3 downto 0); begin — register process (clk, reset) begin if (reset='1') then r\_reg <= (others=>'0'); elsif (clk'event and clk='1') then r\_reg <= r\_next; end if; end process; --- next-state logic r\_next <= (others=>'0') when r\_reg=(TEN-1) else

r\_reg + 1;

q <= std\_logic\_vector(r\_reg);</pre>

-- output logic

end two\_seg\_arch;



### Programmable mod-m counter

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity prog_counter is
    port(
        clk, reset: in std_logic;
        m: in std_logic_vector(3 downto 0);
        q: out std_logic_vector(3 downto 0)
        );
end prog_counter;
architecture two_seg_clear_arch of prog_counter is
```

```
signal r_reg: unsigned(3 downto 0);
    signal r_next: unsigned(3 downto 0);
5 begin
    — register
    process (clk, reset)
    begin
       if (reset='1') then
          r_reg <= (others=>'0');
0
       elsif (clk'event and clk='1') then
          r_reg <= r_next;
       end if;
    end process;
    -- next-state logic
5
    r_next <= (others=>'0') when r_reg=(unsigned(m)-1) else
              r_reg + 1;
    -- output logic
    q <= std_logic_vector(r_reg);</pre>
o end two_seg_clear_arch;
```

```
architecture two_seg_effi_arch of prog_counter is
   signal r_reg: unsigned(3 downto 0);
   signal r_next, r_inc: unsigned(3 downto 0);
begin
  -- register
   process (clk,reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_next;
      end if;
   end process;
  -- next-state logic
   r_i < r_r + 1;
   r_next <= (others=>'0') when r_inc=unsigned(m) else
             r_inc;
  -- output logic
   q <= std_logic_vector(r_reg);</pre>
end two_seg_effi_arch;
```









$$t_{3} = t_{0} + T_{cq} + T_{next(max)}$$

$$t_{4} = t_{5} - T_{setup} = t_{0} + T_{c} - T_{setup}$$

$$t_{3} < t_{4}$$

$$t_{0} + T_{cq} + T_{next(max)} < t_{0} + T_{c} - T_{setup}$$

$$T_{cq} + T_{next(max)} + T_{setup} < T_{c}$$

$$T_{c(min)} = T_{cq} + T_{next(max)} + T_{setup}$$





$$\begin{split} f_{max} &= \frac{1}{T_{cq} + T_{8\_bit\_inc(area)} + T_{setup}} = \frac{1}{1 \text{ ns} + 2.4 \text{ ns} + 0.5 \text{ ns}} \approx 256.4 \text{ MHz} \\ f_{max} &= \frac{1}{T_{cq} + T_{16\_bit\_inc(area)} + T_{setup}} = \frac{1}{1 \text{ ns} + 5.5 \text{ ns} + 0.5 \text{ ns}} \approx 142.9 \text{ MHz} \\ f_{max} &= \frac{1}{T_{cq} + T_{32\_bit\_inc(area)} + T_{setup}} = \frac{1}{1 \text{ ns} + 11.6 \text{ ns} + 0.5 \text{ ns}} \approx 76.3 \text{ MHz} \\ f_{max} &= \frac{1}{T_{cq} + T_{8\_bit\_inc(delay)} + T_{setup}} = \frac{1}{1 \text{ ns} + 1.5 \text{ ns} + 0.5 \text{ ns}} \approx 333.3 \text{ MHz} \\ f_{max} &= \frac{1}{T_{cq} + T_{16\_bit\_inc(delay)} + T_{setup}} = \frac{1}{1 \text{ ns} + 1.5 \text{ ns} + 0.5 \text{ ns}} \approx 208.3 \text{ MHz} \\ and \\ f_{max} &= \frac{1}{T_{cq} + T_{16\_bit\_inc(delay)} + T_{setup}} = \frac{1}{1 \text{ ns} + 3.3 \text{ ns} + 0.5 \text{ ns}} \approx 111.1 \text{ MHz} \end{split}$$









- Combine register and next-state logic/output logic in the same process
- May appear compact for certain simple circuit
- But it can be error-prone



```
library ieee;
use ieee.std_logic_1164.all;
entity dff_en is
    port(
        clk: in std_logic;
        reset: in std_logic;
        en: in std_logic;
        d: in std_logic;
        q: out std_logic
        );
end dff_en;
```

```
architecture two_seg_arch of dff_en is
   signal q_reg: std_logic;
   signal q_next: std_logic;
begin
    – a D FF
   process (clk,reset)
   begin
      if (reset='1') then
        q_reg <= '0';
      elsif (clk'event and clk='1') ther
        q_reg <= q_next;
     end if;
  end process;
   -- next-state logic
  q_next <= d when en ='1' else
  q_reg;
-- output logic
  q \leq q_reg;
end two_seg_arch;
```





```
architecture two_seg_arch of tff is
   signal q_reg: std_logic;
   signal q_next: std_logic;
begin
  -- a D FF
  process (clk, reset)
  begin
      if (reset='1') then
         q_reg <= '0';
      elsif (clk'event and clk='1') then
         q_reg <= q_next;
      end if;
   end process;
   -- next-state logic
   q_next \leq q_reg when t=0, else
             not(q_reg);
   -- output logic
   q \leq q_reg;
end two_seg_arch;
```

```
architecture one_seg_arch of tff is
signal q_reg: std_logic;
begin
    process (clk, reset)
    begin
    if reset='1' then
        q_reg <= '0';
    elsif (clk'event and clk='1') then
        if (t='1') then
            q_reg <= not q_reg;
        end if;
    end if;
    end process;
    q <= q_reg;
end one_seg_arch;.
```

syn_clr	load	en	q*	operation
1	_	_	$00 \cdots 00$	synchronous clear
0	1	_	d	parallel load
0	0	1	q+1	count
0	0	0	q	pause
use ree				~ ~ <b>+</b> · · · · · ·

```
architecture two_seg_arch of binary_counter4_feature is
   signal r_reg: unsigned(3 downto 0);
   signal r_next: unsigned(3 downto 0);
begin
  -- register
   process (clk,reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_next;
      end if;
   end process;
   -- next-state logic
   r_next <= (others=>'0') when syn_clr='1' else
             unsigned(d)
                            when load='1' else
                            when en ='1' else
             r_reg + 1
             r_reg;
   -- output logic
   q <= std_logic_vector(r_reg);</pre>
end two_seg_arch;
```

```
architecture one_seg_arch of binary_counter4_feature is
   signal r_reg: unsigned(3 downto 0);
   signal r_next: unsigned(3 downto 0);
begin
   — register & next—state logic
   process (clk, reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         if syn_clr='1' then
            r_reg <= (others=>'0');
         elsif load='1' then
            r_reg <= unsigned(d);</pre>
         elsif en ='1' then
            r_reg <= r_reg + 1;
         end if;
      end if;
   end process;
  -- output logic
   q <= std_logic_vector(r_reg);</pre>
end one_seg_arch;
```

# Free-running binary counter

- Count in binary sequence
- With a max\_pulse output: asserted when counter is in "11...11" state

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity binary_counter4_pulse is
    port(
        clk, reset: in std_logic;
        max_pulse: out std_logic;
        q: out std_logic_vector(3 downto 0)
        );
end binary_counter4_pulse;
```

```
architecture two_seg_arch of binary_counter4_pulse is
    signal r_reg: unsigned(3 downto 0);
    signal r_next: unsigned(3 downto 0);
begin
    — register
    process (clk, reset)
    begin
      if (reset='1') then
          r_reg <= (others=>'0');
       elsif (clk'event and clk='1') then
          r_reg <= r_next;
       end if;
   end process;
   -- next-state logic
   r_next <= r_reg + 1;
   -- output logic
   q <= std_logic_vector(r_reg);</pre>
   max_pulse <= '1' when r_reg="1111" else</pre>
                'o';
end two_seg_arch;
```



```
architecture not_work_one_seg_glitch_arch
                        of binary_counter4_pulse is
   signal r_reg: unsigned(3 downto 0);
begin
   process (clk, reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_reg + 1;
          if r_reg="1111" then
             max_pulse <= '1';</pre>
          else
             max_pulse <= '0';</pre>
         end if;
      end if;
    end process;
    q <= std_logic_vector(r_reg);</pre>
 end not_work_one_seg_glitch_arch;
```

```
architecture work_one_seg_glitch_arch
                     of binary_counter4_pulse is
   signal r_reg: unsigned(3 downto 0);
begin
   process (clk, reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_reg + 1;
      end if;
   end process;
   q <= std_logic_vector(r_reg);</pre>
   max_pulse <= '1' when r_reg="1111" else</pre>
                 'O';
end work_one_seg_glitch_arch;
```

# Programmable mod-m counter library ieee; use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all; entity prog\_counter is port( clk, reset: in std\_logic; m: in std\_logic\_vector(3 downto 0); q: out std\_logic\_vector(3 downto 0) ); end prog\_counter; architecture two\_seg\_clear\_arch of prog\_counter is

```
architecture two_seg_effi_arch of prog_counter is
   signal r_reg: unsigned(3 downto 0);
   signal r_next, r_inc: unsigned(3 downto 0);
begin
  -- register
   process (clk,reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_next;
      end if;
   end process;
  -- next-state logic
   r_inc <= r_reg + 1;
   r_next <= (others=>'0') when r_inc=unsigned(m) else
             r_inc;
  -- output logic
  q <= std_logic_vector(r_reg);</pre>
end two_seg_effi_arch;
```



```
architecture not_work_one_arch of prog_counter is
   signal r_reg: unsigned(3 downto 0);
begin
   process (clk, reset)
   begin
      if reset='1' then
         r_reg <= (others => '0');
      elsif (clk'event and clk='1') then
         r_reg <= r_reg+1;
         if (r_reg=unsigned(m)) then
            r_reg <= (others => '0');
         end if;
      end if;
   end process;
   q <= std_logic_vector(r_reg);</pre>
end not_work_one_arch;
```

```
architecture work_one_arch of prog_counter is
   signal r_reg: unsigned(3 downto 0);
   signal r_inc: unsigned(3 downto 0);
begin
   process (clk, reset)
   begin
      if reset='1' then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         if (r_inc=unsigned(m)) then
            r_reg <= (others=>'0');
         else
            r_reg <= r_inc;</pre>
         end if;
      end if;
   end process;
   r_ic <= r_reg + 1;
   q <= std_logic_vector(r_reg);</pre>
end work_one_arch;
```

- Two-segment code
  - Separate memory segment from the rest
  - Can be little cumbersome
  - Has a clear mapping to hardware component
- One-segment code
  - Mix memory segment and next-state logic / output logic
  - Can sometimes be more compact
  - No clear hardware mapping
  - Error prone
- Two-segment code is preferred