



VDD33



Parallel Port Test Point



Digilab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.


TITLE: D1abD2E

Document Number: PB-500-008

REV:
B

Date: 1/30/2002 03:07:22p

Sheet: 1/5



TMS	2	TMS
TDI	188	TDI
TDO	152	TDO
TCK	207	TCK
GCK0	80	CLK1
GCK1	77	BTM1
GCK2	182	B12
GCK3	185	B11
M0	52	MODE0
M1	50	MODE1
M2	54	MODE2
/PROGRAM	185	PROB
DONE	104	DONE
CLK	155	CCLK
IO/INIT	102	INIT
IO/DOUT	154	C20
IO/DIN/D0	153	DTM
IO/D1	145	C28
IO/D2	141	C29
IO/D3	135	C34
IO/D4	126	C40
IO/D5	120	D7
IO/D6	116	D10
IO/D7	109	D18
IO/CS	160	C19
IO/WRITE	161	C18

Special Function

XC2S200E-PQ208
ICI

IO001	3	DUT
IO002	4	DINT
IO003	5	PDZ
IO004	6	PD6
IO005	7	PD5
IO006	8	PD4
IO007	9	PD3
IO008	10	PD2
IO009	11	PD1
IO010	15	PD0
IO011	16	A10
IO012	17	A39
IO013	18	A38
IO014	20	A37
IO015	21	A36
IO016	22	A35
IO017	23	A34
IO018	24	A33
IO019	27	A32
IO020	29	A31
IO021	30	A30
IO022	31	A29
IO023	33	A28
IO024	34	A27
IO025	35	A26
IO026	36	A25
IO027	40	A24
IO028	41	A23
IO029	42	A22
IO030	43	A21
IO031	44	A20
IO032	45	A19
IO033	46	A18
IO034	47	A17
IO035	48	A16
IO036	49	A15
IO037	55	A14
IO038	56	A13
IO039	57	A12
IO040	58	A11
IO041	59	A10
IO042	60	A9
IO043	61	A8
IO044	62	A7
IO045	63	A6
IO046	64	A5
IO047	68	A4
IO048	69	LED1

General I/O

IO049	70	D39
IO050	71	D40
IO051	73	D37
IO052	74	D38
IO053	75	D35
IO054	81	D36
IO055	82	D33
IO056	83	D34
IO057	84	D31
IO058	85	D32
IO059	87	D29
IO060	88	D30
IO061	89	D27
IO062	93	D28
IO063	94	D25
IO064	95	D26
IO065	96	D23
IO066	97	D24
IO067	98	D21
IO068	99	D22
IO069	100	D19
IO070	101	D20
IO071	102	D17
IO072	109	D15
IO073	110	D16
IO074	111	D13
IO075	112	D14
IO076	113	D11
IO077	114	D12
IO078	115	D9
IO079	121	D8
IO080	122	D5
IO081	123	D6
IO082	125	D4
IO083	127	C39
IO084	129	C38
IO085	132	C37
IO086	133	C36
IO087	134	C35
IO088	136	C33
IO089	138	C32
IO090	139	C31
IO091	140	C30
IO092	146	C27
IO093	147	C26
IO094	148	C25
IO095	149	C24
IO096	150	C23

General I/O

IO097	151	C22
IO098	152	C21
IO099	142	C17
IO100	143	C16
IO101	144	C15
IO102	145	C14
IO103	146	C13
IO104	147	C12
IO105	149	C11
IO106	149	C10
IO107	173	C9
IO108	174	C8
IO109	175	C7
IO110	176	C6
IO111	178	C5
IO112	179	C4
IO113	180	B14
IO114	181	B13
IO115	187	B10
IO116	188	B9
IO117	189	B8
IO118	191	B7
IO119	192	B6
IO120	193	B5
IO121	194	B4
IO122	198	RS232 RTS_IN
IO123	199	RS232 CTS_OUT
IO124	200	RS232 DSR_OUT
IO125	201	RS232 TX_DATA
IO126	202	RS232 RX_DATA
IO127	203	PDS
IO128	204	PAS
IO129	205	PDS
IO130	206	DUF


General I/O

Digilab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.

TITLE: D1abD2E


Document Number: PB-500-008	REV: B
Date: 1/30/2002 03:07:22p	Sheet: 2/5

Connector A




J2

Connector B




J3

Connector C




J4

Connector D




J5

Connector E




J6

Connector F




J7

JTAG Programming Connector



J10


Gate Array Mode Selection





J11

Digilab IIE, FPGA Development Base Board Copyright 2001, Digilent Inc.	
TITLE: D1abD2E	
Document Number: PB-500-008	REV: B
Date: 1/30/2002 03:07:22p	Sheet: 3/5


JTAG Configuration Interface




RS-232 Serial Interface




Serial Configuration ROM



Clock Oscillator



Test I/O



Digilab IIE, FPGA Development Base Board
Copyright 2001, Digilent Inc.


TITLE: D1abD2E

Document Number: PB-500-008

REV:
B

Date: 1/30/2002 03:07:22p

Sheet: 4/5



Digilab IIE, FPGA Development Base Board
 Copyright 2001, Digilent Inc.

TITLE: D1abD2E

Document Number: PB-500-008

REV:
B

Date: 1/30/2002 03:07:22p

Sheet: 5/5