


VHDL “coding” implications

Flip/Flops



Four signals ANDed and then captured with a flip/flop




WP275_01_091107

VHDL Example

```
process (clk)
begin
  if clk'event and clk='1' then
    data_out <= a and b and c and d;
  end if;
end process;
```

Now add an asynchronous reset



WP275_03_091107

Figure 3: Addition of Reset

VHDL Example


```
process (clk, reset)
begin
  if reset='1' then
    data_out <= '0';
  elsif clk'event and clk='1' then
    data_out <= a and b and c and d;
  end if;
end process;
```

```
entity top_reset_only is
    Port ( clk : in  STD_LOGIC;
          reset : in  STD_LOGIC;
          a,b,c,d : in  STD_LOGIC;
          data_out : out  STD_LOGIC);
end top_reset_only;


architecture Behavioral of top_reset_only is

begin
    process (clk, reset)
    begin
        if reset='1' then
            data_out <= '0';
        elsif clk'event and clk='1' then
            data_out <= a and b and c and d;
        end if;
    end process;
end;
```

RTL schematic generated by Xilinx ISE tools




Generate an RTL schematic of a design




Double click

Generate and view a Technology schematic of a design



Double click



Now lets add Enable and Preset (i.e. Set) inputs

```
process (clk,reset)
begin
  if reset='1' then
    data_out <= '0';
  elsif clk'event and clk='1' then
    if enable='1' then
      if force_high='1' then
        data_out <= '1';
      else
        data_out <= a and b and c and d;
      end if;
    end if;
  end if;
end process;
```

} Reset

} Enable

} Set


} Logic

```

process (clk,reset)
begin
  if reset='1' then
    data_out <= '0';
  elsif clk'event and clk='1' then
    if enable='1' then
      if force_high='1' then
        data_out <= '1';
      else
        data_out <= a and b and c and d;
      end if;
    end if;
  end if;
end process;


```

} Reset
 } Enable
 } Set
 } Logic



WP275_04_091107

Figure 4: Additional Controls



Set & Reset can be Asynchronous or Synchronous with clock

BUT

When both set & reset are used :

both have to be asynchronous

OR

both have to be synchronous

So, lets make both set and reset synchronous

```
process (clk)
begin
  if clk'event and clk='1' then
    if reset='1' then
      data_out <= '0';
    else
      if enable='1' then
        if force_high='1' then
          data_out <= '1';
        else
          data_out <= a and b and c and d;
        end if;
      end if;
    end if;
  end if;
end process;
```

} Synchronous Reset

} Enable


} Synchronous Set

} Logic

So, lets make both set and reset synchronous

```
process (clk)
begin
  if clk'event and clk='1' then
    if reset='1' then
      data_out <= '0';
    else
      if enable='1' then
        if force_high='1' then
          data_out <= '1';
        else
          data_out <= a and b and c and d;
        end if;
      end if;
    end if;
  end if;
end process;
```

} Synchronous Reset
} Enable
} Synchronous Set
} Logic



WP275_06_091307

Figure 6: XST Synchronous Implementation

So, lets make both set and reset synchronous

```
process (clk)
begin
  if clk'event and clk='1' then
    if reset='1' then
      data_out <= '0';
    else
      if enable='1' then
        if force_high='1' then
          data_out <= '1';
        else
          data_out <= a and b and c and d;
        end if;
      end if;
    end if;
  end if;
end process;
```

} Synchronous Reset
} Enable
} Synchronous Set
} Logic




Figure 6: XST Synchronous Implementation

WP275_06_091307

Why two LUTs now? What is going on? Actual circuit?


```

entity reset_en_set is
    Port ( clk : in  STD_LOGIC;
          reset : in  STD_LOGIC;
          enable : in  STD_LOGIC;
          force_high : in  STD_LOGIC;
          a,b,c,d : in  STD_LOGIC;
          data_out : out  STD_LOGIC);
end reset_en_set;

architecture Behavioral of reset_en_set is

begin
    process (clk,reset,enable,force_high)
    begin
        if reset='1' then
            data_out <= '0';
        elsif clk'event and clk='1' then
            if enable='1' then
                if force_high='1' then
                    data_out <= '1';
                else
                    data_out <= a and b and c and d;
                end if;
            end if;
        end if;
    end process;
end Behavioral;

```





Table 1: Example Discrete Device Characteristics

Inputs					Outputs
R	S	CE	D	C	Q
1	X	X	X	↑	0
0	1	X	X	↑	1
0	0	0	X	X	No Change
0	0	1	1	↑	1
0	0	1	0	↑	0



WP275_07_091307

Figure 7: FDRSE Definition

Check out the priority implied by the ordering of the if/else statements:

```
process (clk,reset)
begin
  if reset='1' then
    data_out <= '0';
  elsif clk'event and clk='1' then
    if enable='1' then
      if force_high='1' then
        data_out <= '1';
      else
        data_out <= a and b and c and d;
      end if;
    end if;
  end if;
end process;
```

} Reset
} Enable
} Set
} Logic





Figure 6: XST Synchronous Implementation

Reorder set and enable within the if/else statements

```
process (clk)
begin
  if clk'event and clk='1' then
    if reset='1' then
      data_out <= '0';
    else
      if force_high='1' then
        data_out <= '1';
      else
        if enable='1' then
          data_out <= a and b and c and d;
        end if;
      end if;
    end if;
  end if;
end if;
end process;
```

} Synchronous Reset
} Synchronous Set
} Enable
} Logic



WP275_08_091307

Figure 8: Smaller, Higher Performance Implementation


```

entity sync_reset_en_set is
    Port ( clk : in  STD_LOGIC;
          reset : in  STD_LOGIC;
          enable : in  STD_LOGIC;
          force_high : in  STD_LOGIC;
          a,b,c,d : in  STD_LOGIC;
          data_out : out  STD_LOGIC);
end sync_reset_en_set;

architecture Behavioral of sync_reset_en_set is
begin
    process (clk,reset,enable,force_high)
    begin
        if clk'event and clk='1' then
            if reset='1' then
                data_out <= '0';
            else
                if force_high='1' then
                    data_out <= '1';
                else
                    if enable='1' then
                        data_out <= a and b and c and d;
                    end if;
                end if;
            end if;
        end if;
    end process;
end Behavioral;

```

Voila - - - it works!!



Initial

Device Utilization Summary					[-]
Logic Utilization	Used	Available	Utilization	Note(s)	
Number of 4 input LUTs	2	4,896	1%		
Number of occupied Slices	1	2,448	1%		
Number of Slices containing only related logic	1	1	100%		
Number of Slices containing unrelated logic	0	1	0%		
Total Number of 4 input LUTs	2	4,896	1%		
Number of bonded IOBs	9	66	13%		
IOB Flip Flops	1				
Number of BUFGMUXs	1	24	4%		
Average Fanout of Non-Clock Nets	0.88				

Revised

Device Utilization Summary					[-]
Logic Utilization	Used	Available	Utilization	Note(s)	
Number of 4 input LUTs	1	4,896	1%		
Number of occupied Slices	1	2,448	1%		
Number of Slices containing only related logic	1	1	100%		
Number of Slices containing unrelated logic	0	1	0%		
Total Number of 4 input LUTs	1	4,896	1%		
Number of bonded IOBs	9	66	13%		
IOB Flip Flops	1				
Number of BUFGMUXs	1	24	4%		
Average Fanout of Non-Clock Nets	0.75				

