

Digital Design Intro




Today: an introduction and a bit of review


- What this course is about
- Basic digital logic
- State machines
 - architecture of a state machine circuit
 - documentation of state machine operation
 - fundamentals of memory
 - synchronous finite state machine (FSM)
- Lab planning

Class topics

- basics of memory
- logic circuit building blocks
 - logic gates
 - multiplexers
 - decoders
 - counters
 - comparators
- finite state machines (FSM)
- VHDL language basics
- VHDL circuit descriptions for synthesis
- logic hazards and pitfalls
- electrical design of digital circuits
- Field Programmable Gate Arrays (FPGAs)
- Use of a design tool (Xilinx ISE)


RTL – Register Transfer Level circuit description





(a)

(b)




State ABC = 010 011 100 **101** 110 111 000 001



A present state at some point in time

(c)

$X = \text{Up count}$ and $\bar{X} = \text{down count}$



$X = \text{Up count}$ and $\bar{X} = \text{down count}$



$X = \text{Up count}$ and $\bar{X} = \text{down count}$

