


SN75437A QUADRUPLE PERIPHERAL DRIVER

SLRS019B – DECEMBER 1986 – REVISED SEPTEMBER 2000

- **Saturating Outputs With Low On-State Resistance**
- **High-Impedance Inputs Compatible With CMOS and TTL Levels**
- **Very Low Standby Power . . . 21 mW Max**
- **High-Voltage Outputs . . . 70 V Min**
- **No Power-Up or Power-Down Output Glitch**
- **No Latch-Up Within Recommended Operating Conditions**
- **Output-Clamp Diodes for Transient Suppression**
- **Packaged in 2-W Power, Thermally Enhanced Plastic DIP**



description

The SN75437A quadruple peripheral driver is designed for use in systems requiring high current, high voltage, and high load power. This device features four inverting open-collector outputs with a common-enable (G) input that, when taken low, disables all four outputs. The envelope of 1-V characteristics exceeds the specifications sufficiently to avoid high-current latch-up. Applications include driving relays, lamps, solenoids, motors, LEDs, transmission lines, hammers, and other high-power-demand devices.

The SN75437A is characterized for operation over the free-air temperature range of 0°C to 70°C.

FUNCTION TABLE
(each NAND driver)

INPUTS		OUTPUT
A	G	Y
H	H	L
L	X	H
X	L	H

H = high level, L = low level,
X = irrelevant



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated

QUADRUPLE PERIPHERAL DRIVER


SLRS019B – DECEMBER 1986 – REVISED SEPTEMBER 2000

logic diagram (positive logic)†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC publication 617-12.

logic diagram (positive logic, each driver)



equivalent schematic of each input



absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage, V_I	30 V
Output current (see Note 1)	0.75 A
Output clamp-diode current, I_{OK}	1.25 A
Output voltage, V_O (off state)	70 V
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2)	2075 mW
Lead temperature 1,6 mm (1/16-inch) from case for 10 seconds	260°C
Storage temperature range, T_{stg}	−65°C to 150°C

NOTES: 1. All four sections of these circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.

2. For operation above 25°C free-air temperature, derate linearly to 1328 mW at 70°C at the rate of 16.6 mW/°C.

recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
High-level input voltage, V_{IH}	2			V
Low-level input voltage, V_{IL}			0.8	V
Output supply voltage in inductive switching circuit (see Figure 2), V_S			35	V
Output current, I_O			0.5	A
Operating free-air temperature, T_A	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V_{IK}	Input clamp voltage	$V_{CC} = 4.75\text{ V}$, $I_I = -12\text{ mA}$	-0.9	-1.5		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.75\text{ V}$, $V_{IH} = 2\text{ V}$, $I_{OL} = 250\text{ mA}$	0.14	0.25		V
		$I_{OL} = 500\text{ mA}$	0.28	0.5		
$V_{R(K)}$	Output clamp-diode reverse voltage	$V_{CC} = 4.75\text{ V}$, $I_R = 100\text{ }\mu\text{A}$	70	100		V
$V_{F(K)}$	Output clamp-diode forward voltage	$I_F = 500\text{ mA}$	1	1.6		V
I_{OH}	High-level output current	$V_{CC} = 4.75\text{ V}$, $V_{IL} = 0.8\text{ V}$, $V_{IH} = 2\text{ V}$, $V_{OH} = 70\text{ V}$	1	100		μA
I_{IH}	High-level input current	$V_{CC} = 5.25\text{ V}$, $V_I = 5.25\text{ V}$	0.1	10		μA
I_{IL}	Low-level input current	$V_{CC} = 5.25\text{ V}$, $V_I = 0.8\text{ V}$	-0.25	-10		μA
I_{CCH}	Supply current, outputs high	$V_{CC} = 5.25\text{ V}$, $V_I = 0$	1	4		mA
I_{CCL}	Supply current, outputs low	$V_{CC} = 5.25\text{ V}$, $V_I = 5\text{ V}$	45	65		mA

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.


switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 30\text{ pF}$, $R_L = 60\text{ }\Omega$, See Figure 1		1950	5000	ns
t_{PHL}	Propagation delay time, high-to-low-level output			150	500	ns
t_{TLH}	Transition time, low-to-high-level output			40		ns
t_{THL}	Transition time, high-to-low-level output			36		ns
V_{OH}	High-level output voltage after switching	$V_S = 35\text{ V}$, $R_L = 70\text{ }\Omega$, $I_O \approx 500\text{ mA}$, See Figure 2	$V_S - 10$			mV

SN75437A QUADRUPLE PERIPHERAL DRIVER


SLRS019B – DECEMBER 1986 – REVISED SEPTEMBER 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz, $Z_O = 50 \Omega$.
B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz, $Z_O = 50 \Omega$.
B. C_L includes probe and jig capacitance.

Figure 2. Latch-Up Test Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.